INTRODUCTION
Digital sinusoidal oscillators are essential elements in many applications. They are used in communications, music synthesis, control, radar, and digital signal processing. These digital oscillators exhibit the advantages of digital techniques, namely, stability, flexibility, and low cost. Moreover, the parameters of a digitally generated sinusoid are easy to control. The conventional digital sinusoidal oscillator utilizes one look-up-table in which the samples of a complete cycle of a sine wave are stored and read at appropriate time intervals [1, 2] . The major disadvantage of a digital sinusoidal oscillator implemented using LUT method [1] is the spurious harmonic distortion due to fractional addressing of the memory [2, 3] . The fractional addressing is necessary to increase the effective LUT length and consequently the frequency resolution of the digital sinusoidal oscillator.
The spurious harmonic distortion can be reduced by the trigonometric interpolation method [4] . Recently, two methods to reduce the spurious harmonic distortion were reported in [5] . It should be emphasized that the objective of these approaches is to reduce the complexity of the digital circuits involved measured in terms of LUT length.
In this paper, we propose three new techniques to increase the frequency resolution and at the same time reduce the spurious harmonic distortion associated with fractional addressing of the LUT. The proposed techniques have the advantage of increased frequency resolution and reduced spurious harmonic distortion over both the conventional LUT digital sinusoidal oscillator and that based on the trigonometric interpolation method. The first proposed technique, P1, is based on partitioning the address register bits into three sets, namely the most significant NI bits, the next NF1 bits, and finally the least significant NF2 bits. The contents of the NI bits and NF1 bits are used to address LUTs as described in [4] and the values of the generated frequency fg. It is evident from Table I that the level of spurious harmonic distortion is the same for the three methods for integer values of address increment d. For fractional simulation results that the performance of P3 is superior to that of P2 for all values of LUT length considered. The advantages of the proposed techniques over the direct LUT and trigonometric interpolation methods are clear. In particular, the proposed techniques outperform all other interpolation methods with essentially the same level of hardware complexity. Moreover, their performance is essentially the same over an extremely wide frequency range with extremely high frequency resolution. In fact the frequency ranges of P1, P2 and P3 are limited by the number of bits used to implement the fractional part of the address register rather than being limited by the look-up-table length. Therefore, by increasing the width of the fractional part of the address register, we can practically achieve any desired level of frequency resolution at the specified level of spurious harmonic distortion.
CONCLUSION
Three new techniques are proposed to significantly increase the frequency resolution and reduce the amount of spurious harmonic distortion in digital sinusoidal oscillators using Look-up- 
